
Registered user since Sun 14 Apr 2019
Name:Ebru Aydin Gol
Affiliation:Middle East Technical University
Contributions
FormaliSE 2019 | Clock Reduction in Timed Automata while Preserving Design Parameters | ||||||||||||||||||||||||||||||||||||||||
Show activities from other conferences |
ICSE 2019-profile
View general profile
View general profile